In Partnership with
Brought to market in partnership with LDA Technologies, the AV-870p is a PCIe Gen5 accelerator card designed to deliver extreme performance for data center and edge compute workloads.
The AMD Versal Adaptive SoCs integrate networked, power-optimized cores on an adaptable platform for the most challenging compute and networking applications.
The latest generation 7nm architecture combines adaptable compute engines with a breadth of hardened memory and interfacing technologies for superior performance/watt over competing 10nm FPGAs.
PCIe Gen5 supports data transfer speeds 2x higher than PCIe Gen4, providing greater performance capabilities to developers of PC interconnect, graphics adapters, and chip-level communications.
In Partnership with
Brought to market in partnership with LDA Technologies, the AV-870p is a PCIe Gen5 accelerator card designed to deliver extreme performance for data center and edge compute workloads.
This board’s default configuration includes a mezzanine card with four QSFP-DDs. The base card plus mezzanine all fit in a dual-width standard PCIe slot.
Contact us for other configuration options that utilize the expansion ports.
With in-package HBM2e, the AV-860h provides ultra high-speed memory for compute-intensive workloads
The HRG gives you much more detail about the card such as block diagrams, tables and descriptions.
r0 v10
Get extended warranty support and save time with a pre-integrated solution!
Our technical sales team is ready to provide availability and configuration information, or answer your technical questions.
"*" indicates required fields
BittWare On-Demand Webinar Computational Storage Using Intel® Agilex™ FPGAs: Bringing Acceleration Closer to Data Watch Now on Demand! Accelerating NVMe storage means moving computation, such
White Paper Building BittWare’s Packet Parser, HLS vs. P4 Implementations Overview One of the features of both BittWare’s SmartNIC Shell and BittWare’s Loopback Example is
Explore using oneAPI with our 2D FFT demo on the 520N-MX card featuring HBM2. Be sure to request the code download at the bottom of the page!
White Paper Synthetic Traffic Generator Reference Design Overview Synthetic traffic generators enable lab testing of FPGA designs with network ports. There are other applications, but