Dynamic Neural Accelerator from EdgeCortix
Go Back to IP & Solutions Dynamic Neural Accelerator ML Framework EdgeCortix Dynamic Neural Accelerator (DNA), is a flexible IP core for deep learning inference
Jump-start your SmartNIC project with the open-source Corundum IP core! It’s got the basic framework for FPGA-based network acceleration, ready for you to adapt and extend. The expectation is for users to add their own custom logic and host software to build SmartNICs, saving time by using the foundational network packet processing elements in Corundum. A user application area allows for easier targeting of multiple card types.
What sets Corundum apart from other open-source FPGA NIC frameworks are features like scatter/gather, PTP, and robust host DMA integration. The overall performance targets general-purpose packet processing applications at line rates up to 100 Gb/s.
The IP core targets BittWare FPGA cards with AMD Virtex UltraScale+ and Altera Agilex 7 devices. Specific supported cards are listed under specifications. As an open-source project, customers may use the IP to port to other BittWare cards.
Traditional NIC: Assignment in Software
Corundum NIC: Assignment in Hardware
Corundum is an open source FPGA-based NIC and platform for in-network compute.
Our technical sales team is ready to provide availability and configuration information, or answer your technical questions.
"*" indicates required fields
Go Back to IP & Solutions Dynamic Neural Accelerator ML Framework EdgeCortix Dynamic Neural Accelerator (DNA), is a flexible IP core for deep learning inference
Go Back to IP & Solutions Corundum Open-Source 100G NIC IP Core Jump-start your SmartNIC project with the open-source Corundum IP core! It’s got the
PROVA-C Appliance Running GENEM-C Software PROVA-C Appliance Runs GENEM-C 100G Network Test Application 4× 100G 1U Appliance Built on BittWare Built on BittWare The PROVA-C
BittWare Partner IP NVMe Bridge Platform NVMe Intercept AXI-Stream Sandbox IP Computational storage devices (CSD) allow storage endpoints to provide computational storage functions (CSF) to