
Open-Source 100G NIC IP from Corundum
Go Back to IP & Solutions Corundum Open-Source 100G NIC IP Core Jump-start your SmartNIC project with the open-source Corundum IP core! It’s got the
The Enyx Development Framework (nxFramework) is a hardware and software development environment designed to efficiently build and maintain ultra-low latency FPGA applications for the financial industry. Based on 10 years of research and development, nxFramework is the foundation for all Enyx off-the-shelf solutions and provides clients with the toolchain to manage a large portfolio of applications.
Developed for building in-house high performance trading engines, order execution systems, pre-trade risk check gateways, and custom projects — any skilled FPGA developer starting a new low latency project, maintaining an existing one, or looking to change platforms can immediately reduce their time-to-production with nxFramework.
Ultra-low latency connectivity cores
Library of 60+ utility cores
Provided with Core
Simulation tool used:
QuestaSim (contact IntelliProp for latest versions supported)
Support:
Phone and email support will be provided for fully licensed cores for a period of 6 months from the delivery date.
Notes:
Other simulators are available. Please contact IntelliProp for more information.
View a demo of Arkville 17.05 performance plots.
Enables simple configuration and monitoring of Enyx connectivity & utility cores, including interaction with the FPGA application via our C/C++ libraries.
A Python scripted development environment that enables users to simplify their development cycle and accelerate their time-to-production.
Equipped with a web-based GUI that can configure and monitor the FPGA at runtime, allowing for quick deployment and debug.
ULL Tick-to-trade platform
Pre-trade Risk Check Gateway
Our technical sales team is ready to provide availability and configuration information, or answer your technical questions.
"*" indicates required fields
Go Back to IP & Solutions Corundum Open-Source 100G NIC IP Core Jump-start your SmartNIC project with the open-source Corundum IP core! It’s got the
White Paper Synthetic Traffic Generator Reference Design Overview Synthetic traffic generators enable lab testing of FPGA designs with network ports. There are other applications, but
PCIe Gen4 data mover IP from Atomic Rules. Achieve up to 220 Gb/s using BittWare’s PCIe Gen4 cards, saving your development team when you need more performance than standard DMA. Features: DPDK and AXI standards, work with packets or any other data format, operate at any line rate up to 400 GbE.
BittWare On-Demand Webinar High Performance Computing with Next-Generation Intel® Agilex™ FPGAs