
Comparing FPGA RTL to HLS C/C++ using a Networking Example
White Paper Comparing FPGA RTL to HLS C/C++ using a Networking Example Overview Most FPGA programmers believe that high-level tools always emit larger bitstreams as
Obsolete Product Notice:
This is an obsolete product and is no longer available for purchase. Contact BittWare for a recommended newer product.
The BittWare 250-M2D is an FPGA-based Computational Storage Processor (CSP) designed to meet the draft M.2 Accelerator Module Hardware Specification standard*. It is intended to operate in Glacier Point carrier cards for Yosemite servers. These feature-rich, dense servers are favored by hyperscale and cloud companies striving to improve the performance density and energy-efficiency of machine learning platforms.
The 250-M2D product features a Xilinx Kintex® UltraScale+ FPGA directly coupled to two banks of local DDR4 memory. Customers can either develop their own acceleration applications in HDL, or take advantage of pre-programmed accelerator solutions featuring IP from BittWare partner companies.
The 250-M2D is available pre-configured with compute and storage IP from our solutions partners Myrtle.ai and Eideticom
Draft specification document: https://www.opencompute.org/wiki/Server/Working
Our technical sales team is ready to provide availability and configuration information, or answer your technical questions.
"*" indicates required fields
White Paper Comparing FPGA RTL to HLS C/C++ using a Networking Example Overview Most FPGA programmers believe that high-level tools always emit larger bitstreams as
BittWare On-Demand Webinar High Performance Computing with Next-Generation Intel® Agilex™ FPGAs
Go Back to IP & Solutions RDMA Low-Latency RoCE v2 at 100Gbps The GROVF RDMA IP core and host drivers provide RDMA over Converged Ethernet
FPGA Server TeraBox 1400B Family Extreme Density Standard-Depth FPGA Servers Choice of AMD EPYC 7002 series or Intel 3rd Gen Xeon CPU Overview At the