
TCP/IP Offload Ethernet IP from Chevin Technology
Go Back to IP & Solutions TCP/IP Offload Ethernet IP The TCP/IP (Transmission Control Protocol/ Internet Protocol) is an Ethernet IP core for FPGAs that
Obsolete Product Notice:
This is an obsolete product and is no longer available for purchase. Contact BittWare for a recommended newer product.
BittWare’s A10PL4 is a low-profile PCIe x8 card based on the Intel Arria 10 GX FPGA. The Arria 10 boasts high densities and a power-efficient FPGA fabric married with a rich feature set including high-speed transceivers, hard floating-point DSP blocks, and embedded Gen3 PCIe x8. The board offers over 32 GB of memory, sophisticated clocking and timing options, and two front panel QSFP cages, each supporting 40 Gbps.
The A10PL4 also incorporates a Board Management Controller (BMC) for advanced system monitoring, which greatly simplifies platform management. All of these features combine to make the A10PL4 ideal for a wide range of applications, including network processing and security, compute and storage, instrumentation, broadcast, and SigInt.
The HRG gives you much more detail about the card such as block diagrams, tables and descriptions.
Get extended warranty support and save time with a pre-integrated solution!
Our technical sales team is ready to provide availability and configuration information, or answer your technical questions.
"*" indicates required fields
Go Back to IP & Solutions TCP/IP Offload Ethernet IP The TCP/IP (Transmission Control Protocol/ Internet Protocol) is an Ethernet IP core for FPGAs that
White Paper FPGA Acceleration of Binary Weighted Neural Network Inference One of the features of YOLOv3 is multiple-object recognition in a single image. We used
PCIe FPGA Card 520N-MX Stratix 10 FPGA Board with 16GB HBM2 Powerful solution for accelerating memory-bound applications Need a Price Quote? Jump to Pricing Form
PCIe FPGA Card 250-SoC Low Profile UltraScale+ MPSoC Card Need a Price Quote? Jump to Pricing Form Ready to Buy? Overview The 250-SoC features an