PCIe Data Capture White Paper
We examine our reference design for sustained 100 Gb/s capture to host DDR4 over a PCIe bus. Read the white paper, then request the App Note for even more detail!
High-performance storage is changing as acceleration moves closer to storage and traditional form factors change to accommodate. Join BittWare and co-presenters Stephen Bates, CTO of Eideticom, and Peter Baldwin, CEO of Myrtle.ai, as we explain where computational storage is today—and where it’s going.
Case studies include ZFS compression for Los Alamos National Lab and a new recommendation system accelerator from Myrtle.ai.
We will also debut a new 250-series accelerator and give an update on our NVMe High-Speed Data Recorder project.
"*" indicates required fields
We examine our reference design for sustained 100 Gb/s capture to host DDR4 over a PCIe bus. Read the white paper, then request the App Note for even more detail!
PCIe FPGA Card 520R-MX Stratix 10 FPGA Board with HBM2 and 480Gbps Optical Input Optimized for sensor processing applications with massive real-time data ingest requirements
White Paper Building NVMe Over Fabrics with BittWare FPGA Solutions Overview Since the introduction of the Non-Volatile Memory Express (or NVMe) protocol, data center customers
Go Back to IP & Solutions UDP Offload Engine UOE IP Core for 10/25/50/100GbE Atomic Rules UDP Offload Engine (UOE) is a UDP FPGA IP