Accelerating 2D FFT using Stratix 10 MX with HBM2 and oneAPI
Explore using oneAPI with our 2D FFT demo on the 520N-MX card featuring HBM2. Be sure to request the code download at the bottom of the page!
Jump-start your SmartNIC project with the open-source Corundum IP core! It’s got the basic framework for FPGA-based network acceleration, ready for you to adapt and extend. The expectation is for users to add their own custom logic and host software to build SmartNICs, saving time by using the foundational network packet processing elements in Corundum. A user application area allows for easier targeting of multiple card types.
What sets Corundum apart from other open-source FPGA NIC frameworks are features like scatter/gather, PTP, and robust host DMA integration. The overall performance targets general-purpose packet processing applications at line rates up to 100 Gb/s.
The IP core targets BittWare FPGA cards with AMD Virtex UltraScale+ and Altera Agilex 7 devices. Specific supported cards are listed under specifications. As an open-source project, customers may use the IP to port to other BittWare cards.
Traditional NIC: Assignment in Software
Corundum NIC: Assignment in Hardware
Corundum is an open source FPGA-based NIC and platform for in-network compute.
Our technical sales team is ready to provide availability and configuration information, or answer your technical questions.
"*" indicates required fields
Explore using oneAPI with our 2D FFT demo on the 520N-MX card featuring HBM2. Be sure to request the code download at the bottom of the page!
White Paper FPGA Acceleration of Convolutional Neural Networks Overview Convolutional Neural Networks (CNNs) have been shown to be extremely effective at complex image recognition problems.
BittWare Webinar High Performance Computing with Next-Generation Intel® Agilex™ FPGAs Featuring an Example Application from Barcelona Supercomputing Center Now Available On Demand (Included is recorded
Go Back to IP & Solutions UDP Offload Engine UOE IP Core for 10/25/50/100GbE Atomic Rules UDP Offload Engine (UOE) is a UDP FPGA IP