Configuration via Protocol (CvP) Supported
BittWare’s S5-PCIe (S5PE) is a PCIe x8 card based on the high-bandwidth, power-efficient Altera Stratix V GX or GS FPGA. Designed for high-end applications, the Stratix V provides a high level of system integration and flexibility for I/O, routing, and processing. The S5PE is a flexible and efficient solution for high-performance network and signal processing. The board provides up to 16 GB of DDR3 SDRAM with optional error-correcting codes (ECC). It also provides two front-panel QSFP+ cages for serial I/O, which support 10G per lane direct to the FPGA for reduced latency, making it ideal for high frequency trading and networking applications. The S5PE also features a Board Management Controller (BMC) for advanced system monitoring, which greatly simplifies platform management.
The Altera Stratix V FPGA is optimized for high-performance, high-bandwidth applications with integrated transceivers (up to 14.1 Gbps) supporting backplanes and optical modules. It supports 1.6 Tbps of serial switching capability and up to 3,926 18 x 18 variable precision multipliers. The Stratix V also provides PCI Express x8 via a hard IP block and supports configuration by PCI Express using the existing PCI Express link in your application. For additional flexibility, the Stratix V supports transceiver and core reconfiguration on-the-fly while other portions of the design are running. The FPGA is supported by BittWare’s FPGA Development Kit, which provides board support IP and integration.
The S5PE provides interfaces for high-speed serial I/O as well as debug support. Two QSFP+ cages on the front panel provide support for virtually any serial communication standard, including: Fibre Channel, 40GigE, 10GigE, SONET, CPRI, OBSAI, Serial RapidIO, and SerialLite. The eight QSFP+ SerDes channels are connected directly to the Stratix V FPGA, thus removing the latency of external PHYs. The x8 PCIe interface provides 8 SerDes lanes to the Stratix V FPGA. USB 2.0, RS-232, and JTAG interfaces are available for debug and programming support.
BittWare’s S5 boards feature an advanced system monitoring subsystem, similar to those typically found on today’s server platforms. At the heart of the board’s monitoring system lies a Board Management Controller (BMC), which accepts Intelligent Platform Management Interface (IPMI) messaging protocol commands. The BMC provides a wealth of features, including control of power and resets, monitoring of board sensors, FPGA boot loader, voltage overrides, configuration of programmable clocks, access to I2C bus components, field upgrades, and IPMI messaging. Access to the BMC is via PCIe, USB, or serial port. BittWare’s BittWorks II Toolkit also provides utilities and libraries for communicating with the BMC components at a higher, more abstract level, allowing developers to remotely monitor the health of the board.
BwMonitor in the BittWorks II Toolkit provides a view into the board management capabilities of your BittWare hardware.
BittWare offers complete software support for the S5PE with its BittWorks II software tools. Designed to make developing and debugging applications for BittWare’s boards easy and efficient, the Toolkit is a collection of libraries and applications that provides the glue between the host application and the hardware. A variety of features allow developers to take full advantage of the Stratix V FPGA capabilities on the BittWare board, including FPGA control via PCIe, Flash programming, custom ISR scripts, and convenient control of FPGA loads. The Toolkit supports 32-bit, and 64-bit Windows and Linux platforms and can connect to the board via PCIe, Ethernet, or USB, providing a common API no matter the connection method.
BittWare’s FPGA Development Kit (FDK) provides FPGA board support IP and integration for BittWare’s Altera FPGA-based COTS boards. The FDK includes FPGA components that provide preconfigured physical interfaces, infrastructure, and examples, drastically cutting development time and easily integrating into existing FPGA development environments.
Working example projects are available for each board which illustrate how to move data between the board’s different interfaces. Supported interfaces include DDR3, DDR2, QDR2/+, PCIe, 10GigE, LVDS, SerDes, and Double Data Rate I/O. All example projects are available on BittWare’s Developer Site.
The S5PE features an expansion site, which provides 48 LVDS signals to the Stratix V along with clocks, I2C, JTAG, and reset. The site can be used for board-to-board communication, general-purpose I/O, or additional optical links.
BittWare offers firmware for the Stratix V FPGA on the S5 family PCIe boards, targeted specifically for high frequency trading applications. BittWare’s FPGA Development Kit provides a solid base for your financial application, including the following:
BittWare has also partnered with several companies to offer solutions for financial acceleration:
* DDR3 speed is 400 MHz.
0U = Commercial (0C to 50 C)*
|AABCC||Altera Stratix V Family, HardIP, and Size
GXEA3 = Stratix V GXEA3
GXEA4 = Stratix V GXEA4
GXEA5 = Stratix V GXEA5
GXEA7 = Stratix V GXEA7*
GSMD4 = Stratix V GSMD4
GSMD5 = Stratix V GSMD5
GSED6 = Stratix V GSED6†
GSED8 = Stratix V GSED8†
|D||Altera Stratix V Transceiver Speed Grade
1 = 14.1 Gbps transceivers †
2 = 12.5 Gbps transceivers *‡
3 = 8.5 Gbps transceivers
|EE||Altera Stratix V Temperature Range & Speed Grade
C2 = Commercial temp. range/speed grade 2 *
C3 = Commercial temp. range/speed grade 3
C4 = Commercial temp. range/speed grade 4 †
|FF||DDR3 Bank A Size**
00 = None
A9 = 2 GB (x72)*
B9 = 4 GB (x72)†
C9 = 8 GB (x72)
|GG||DDR3 Bank B Size**
00 = None
A9 = 2 GB (x72)*
B9 = 4 GB (x72)†
C9 = 8 GB (x72)
00 = Empty*
1T = 4 AN104s, typical speed (600 MHz)
0 = Standard
|K||Front Panel Configuration
Q = QSFP x2
0 = 156MHz
1 = 125MHz*
0 = None
1 = Active*
2 = Passive
6 = RoHS 6/6
† Contact BittWare for availability.
‡ On GXEAB devices, the Stratix V GXB speed is 11.2 Gbps.
** DDR3 speed is 400 MHz