

**BittWare**  
a **molex** company


**XUS-PL4**  
PCIe FPGA Board



## UltraScale Low-Profile PCIe Board with Dual QSFP and DDR4



BittWare's XUS-PL4 is a low-profile PCIe x8 card based on the Xilinx Virtex or Kintex UltraScale FPGA. The high-performance UltraScale devices provide increased system integration, reduced latency, and high bandwidth for systems demanding massive data flow and packet processing. The board offers up to 32 GBytes of memory, sophisticated clocking and timing options, and two front panel QSFP cages, each supporting up to 100 Gbps (4x25) - including 100GbE.




An optional add-on module provides precision timestamping capabilities

The XUS-PL4 also incorporates a Board Management Controller (BMC) for advanced system monitoring, which greatly simplifies platform integration and management. All of these features combine to make the XUS-PL4 ideal for a wide range of data center applications, including network processing and security, acceleration, storage, broadcast, and SigInt.

### key features

- 2x 100GbE** via 2 QSFP28
- Up to 32 GBytes** DDR4
- Up to VU095: 1.1 million LCs** FPGA by Xilinx



# Additional Services

Take advantage of BittWare's range of design, integration, and support options



## Customization

Additional specification options or accessory boards to meet your exact needs.




## Server Integration

Available pre-integrated in our [TeraBox servers](#) in a range of configurations.



## Application Optimization

Ask about our services to help you port, optimize, and benchmark your application.



## Service and Support

BittWare Developer Site provides online documentation and issue tracking.

## Board Specifications

|                         |   |
|-------------------------|---|
| FPGA                    | <ul style="list-style-type: none"> <li>Virtex UltraScale             <ul style="list-style-type: none"> <li>VU065 in C1517 package</li> <li>Core speed grade - 2</li> </ul> </li> <li>Contact BittWare for additional FPGA options</li> </ul>   |
| On-board memory         | <ul style="list-style-type: none"> <li>Two banks of up to 16 GB DDR4 (x72)</li> <li>Flash memory for booting FPGA</li> </ul>  |
| Host interface          | <ul style="list-style-type: none"> <li>Up to two 8-lane PCIe interfaces up to Gen3 (one 8x interface in a standard slot; two 8x interfaces requires a bifurcated slot)</li> </ul>   |
| Utility header          | <ul style="list-style-type: none"> <li>Micro USB for BMC access and programming Flash</li> </ul>  |
| Timestamping (optional) | <ul style="list-style-type: none"> <li>1 PPS input/output</li> <li>Reference clock input/output</li> </ul>  |
| QSFP cages              | <ul style="list-style-type: none"> <li>2 QSFP28 (zQSFP) cages on front panel connected directly to FPGA via 8 transceivers</li> <li>Each supports 100GbE, 40GbE, 4x 25GbE, or 4x 10GbE and can be combined for 400GbE</li> <li>Backward compatible with QSFP and can be optionally adapted for use as SFP+</li> </ul> |

|                             |  |
|-----------------------------|--|
| Board Management Controller | <ul style="list-style-type: none"> <li>Voltage, current, temperature monitoring</li> <li>Power sequencing and reset</li> <li>Field upgrades</li> <li>FPGA configuration and control</li> <li>Clock configuration</li> <li>I<sup>2</sup>C bus access</li> <li>USB 2.0</li> <li>Voltage overrides</li> </ul> |
| Cooling                     | <ul style="list-style-type: none"> <li>Standard: single-width active heatsink</li> </ul>   |
| Electrical                  | <ul style="list-style-type: none"> <li>On-board power derived from 12V PCIe slot</li> <li>Power dissipation is application dependent</li> </ul>  |
| Environmental               | <ul style="list-style-type: none"> <li>Operating temperature 5°C to 35°C</li> </ul>  |
| Size                        | <ul style="list-style-type: none"> <li>Low profile (half-height, half-length) PCIe slot board</li> <li>6.6 x 3.85 inches</li> </ul>  |

## Development Tools

|                    |  |
|--------------------|--|
| System development | <ul style="list-style-type: none"> <li><a href="#">BittWorks II Toolkit</a> - host, command, and debug tools for BittWare hardware</li> </ul>                          |
| FPGA development   | <ul style="list-style-type: none"> <li><a href="#">FPGA Examples</a> - example Vivado projects</li> <li><a href="#">Xilinx Tools</a> - Vivado® Design Suite</li> </ul> |



ALLIANCE PROGRAM  
CERTIFIED

To learn more, visit [www.BittWare.com](http://www.BittWare.com)

Rev 2019.04.04 | April 2019

© BittWare 2019

UltraScale, Virtex, and Vivado are registered trademarks of Xilinx Corp. All other products are the trademarks or registered trademarks of their respective holders.

