



# UltraScale PCIe board with up to VU190, Quad QSFP, and 512 GBytes DDR4


BittWare's XUS-P3R is a ¾-length PCle x8 card based on the Xilinx Virtex UltraScale FPGA. The high-performance UltraScale devices provide increased system integration, reduced latency, and high bandwidth for systems demanding massive data flow and packet processing. The board offers extensive memory configurations supporting up to 512 GBytes of memory, sophisticated clocking and timing options, and four front panel QSFP cages, each supporting up to 100 Gbps (4x25) - including 100GbE.

The XUS-P3R also incorporates a Board Management Controller (BMC) for advanced system monitoring, which greatly simplifies platform integration and management. All of these features combine to make the XUS-P3R ideal for a wide range of data center applications, including network processing and security, acceleration, storage, broadcast, and SigInt.



**4x 100GbE** via 4 QSFP28 Up to **512 GBytes** DDR4

Up to VU190: **1.9 million LCs** FPGA by Xilinx



# **Additional Services**

Take advantage of BittWare's range of design, integration, and support options



#### **Customization**

Additional specification options or accessory boards to meet your exact needs.



#### **Server Integration**

Available pre-integrated in our <u>TeraBox servers</u> in a range of configurations.



#### **Application Optimization**

Ask about our services to help you port, optimize, and benchmark your application.



#### **Service and Support**

BittWare Developer Site provides online documentation and issue tracking.

## **Board Specifications**

board Specific	ations
FPGA	Virtex UltraScale FPGA VU190 FPGA Core speed grade - 2 Contact BittWare for additional FPGA options
On-board memory	Flash memory for booting FPGA
External memory	<ul> <li>4 DIMM sites, each supporting:</li> <li>Up to 128 GBytes DDR4 x72 with ECC</li> <li>Up to 576 Mbits dual QDR-II+ x18 (2 independent 288 Mbit banks)</li> </ul>
Host interface	Up to two 8-lane PCle interfaces up to Gen3 (one 8x interface in a standard slot; two 8x interfaces requires a bifurcated slot)
Timestamping (optional)	1 PPS input/output     Reference clock input/output
USB header	Micro USB: (USB 2.0) for debug and programming FPGA and Flash
Serial expansion port (SEP)	Expansion interface to FPGA via 16x transceivers (optional; requires second slot)
QSFP cages	<ul> <li>4 QSFP28 (zQSFP) cages on front panel connected directly to FPGA via 16 GTY transceivers</li> <li>Each supports 100GbE, 40GbE, 4x 25GbE, or 4x 10GbE (100GbE, 25 GbE Virtex only) and can be combined for 400GbE</li> <li>Backward compatible with QSFP and can be optionally adapted for use as SFP+</li> </ul>

Board Management Controller	Voltage, current, temperature monitoring Power sequencing and reset Field upgrades FPGA configuration and control Clock configuration I <sup>2</sup> C bus access USB 2.0 Voltage overrides
Cooling	Standard: dual-slot active heatsink     Optional: dual-slot passive heatsink
Electrical	On-board power derived from 12V PCIe slot & an AUX connector (6-pin)     Power dissipation is application dependent
Environmental	Operating temperature 5°C to 35°C
Size	• ¾-length, standard-height PCle dual-slot card • 241mm x 111.15mm

### **Development Tools**

System development	BittWorks Il Toolkit - host, command, and debug tools for BittWare hardware
FPGA development	<ul> <li>FPGA Examples - example Vivado projects</li> <li>Xilinx Tools - Vivado® Design Suite</li> </ul>



To learn more, visit www.BittWare.com

Rev 2019.04.03 | April 2019

© BittWare 2019

UltraScale, Virtex, and Vivado are registered trademarks of Xilinx Corp. All other products are the trademarks or registered trademarks of their respective holders.

