Bittiviare a molex company






## UltraScale+ PCIe board with Quad QSFP and 512 GBytes DDR4

BittWare's XUP-P3R is a 3/4-length PCle x16 card based on the Xilinx Virtex UltraScale+ FPGA. The UltraScale+ devices deliver high-performance, high-bandwidth, and reduced latency for systems demanding massive data flow and packet processing. The board offers extensive memory configurations supporting up to 512 GBytes of memory, sophisticated clocking and timing options, and four front panel QSFP cages, each supporting up to 100 Gbps (4x25) - including 100GbE.

The XUP-P3R also incorporates a Board Management Controller (BMC) for advanced system monitoring, which greatly simplifies platform integration and management. All of these features combine to make the XUP-P3R ideal for a wide range of data center applications, including network processing and security, acceleration, storage, broadcast, and SigInt.



Optional accessory boards provide customization options such as x16 PCIe, 4x 100G, or video transceivers.



# **Additional Services**

Take advantage of BittWare's range of design, integration, and support options





Customization Additional specification options or accessory boards to meet your exact needs.

### Server Integration Available pre-integrated in our <u>TeraBox servers</u> in a range of configurations.

Application Benchmark Report	~
FRGA Acceleration of Latice Ro materials	An international and the term design of the second
	<ul> <li>Security strategy version RX states</li> <li>Most</li> <li>Provide the strategy of the point of the diverse divergence of the strategy of</li></ul>

Application Optimization Ask about our services to help you port, optimize, and benchmark

your application.

Board



Service and Support BittWare Developer Site provides online documentation and issue tracking.

#### **Board Specifications**

FPGA	<ul> <li>Virtex UltraScale+</li> <li>VU9P</li> <li>Core speed grade - 2</li> <li>Contact BittWare for additional FPGA options</li> </ul>
External memory	<ul> <li>4 DIMM sites, each supporting<sup>*</sup>:</li> <li>Up to 128 GBytes DDR4 x72 with ECC</li> <li>Up to 576 Mbits dual QDR-II+ x18 (2 independent 288 Mbit banks)</li> </ul>
Host interface	x16 Gen3 interface direct to FPGA
USB header	Micro USB: (USB 2.0) for debug and programming FPGA and Flash
Serial expansion port (SEP)	<ul> <li>Expansion interface to FPGA via 20x GTY transceivers (optional; requires second slot)</li> <li>14x GPIO signals to the FPGA</li> </ul>
QSFP cages	<ul> <li>4 QSFP28 (zQSFP) cages on front panel connected directly to FPGA via 16 transceivers</li> <li>Each supports 100GbE, 40GbE, 4x 25GbE, or 4x 10GbE and can be combined for 400GbE</li> </ul>
On-board Flash	Flash memory for booting FPGA

\* DIMM sites 1/2 and sites 3/4 must have the same memory type, or be empty.

Management Controller	<ul> <li>Power sequencing and reset</li> <li>Field upgrades</li> <li>FPGA configuration and control</li> <li>Clock configuration</li> <li>I<sup>2</sup>C bus access</li> <li>USB 2.0</li> <li>Voltage overrides</li> </ul>
Cooling	<ul> <li>Standard: double-width active fan and heatsink</li> <li>Optional: double-width passive heatsink</li> <li>Optional: double-width advanced passive cooling with heatpipes</li> </ul>
Electrical	<ul> <li>On-board power derived from 12V PCIe slot &amp; an AUX connector (6-pin)</li> <li>Power dissipation is application dependent</li> </ul>
Environmental	Operating temperature 5°C to 35°C
Size	<ul> <li>¾-length, standard-height PCle dual-slot card</li> <li>9.4 x 4.37 inches</li> </ul>

Voltage, current, temperature monitoring

#### **Development Tools**

System development	<ul> <li>BittWorks II Toolkit - host, command, and debug tools for BittWare hardware</li> </ul>
FPGA development	<ul> <li>FPGA Examples - example Vivado projects</li> <li>Xilinx Tools - Vivado<sup>®</sup> Design Suite</li> </ul>



#### To learn more, visit www.BittWare.com

Rev 2020.10.26 | October 2020

© BittWare 2020

UltraScale, Virtex, and Vivado are registered trademarks of Xilinx Corp. All other products are the trademarks or registered trademarks of their respective holders.

