



# Stratix 10 FPGA Board with HBM2 and 480Gbps Optical Input

Optimized for sensor processing applications with massive real-time data ingest requirements

Designed for compute acceleration of high-speed sensor data, the 520R-MX is a PCIe board featuring Intel's Stratix 10 MX2100 FPGA with integrated HBM2 memory. The size and speed of HBM2 (up to 16GB at up to 512GB/s) enables acceleration of memory-bound applications. 48 optical receivers provide high-speed input to the FPGA, and OCuLink connectors allow expansion.


The 520R-MX features a Board Management Controller (BMC) for advanced system monitoring and control, which greatly simplifies platform integration and management.



key features

Intel Stratix 10 **MX2100** 

up to 16GB HBM2 up to **512GB/s**  48 10Gbps optical receivers



### **Additional Services**

Take advantage of BittWare's range of design, integration, and support options



**Customization** 

Additional specification options or accessory boards to meet your exact needs.



#### **Server Integration**

Available pre-integrated in our <u>TeraBox servers</u> in a range of configurations.



#### **Application Optimization**

Ask about our services to help you port, optimize, and benchmark your application.



#### **Service and Support**

BittWare Developer Site provides online documentation and issue tracking.

#### **Board Specifications**

FPGA	Intel Stratix 10 MX MX2100  8GBytes on-chip High Bandwidth Memory (HBM2) DRAM, 410 GB/s (speed grade 2)  Core speed grade -2: I/O speed grade -3  Contact BittWare for other Stratix 10 MX options (16GBytes HBM2, speed grades)
On-board Flash	2Gbit Flash memory for booting FPGA
External memory	2 288-pin DIMM slots each fitted with a 64GB DDR4-2400 LRDIMM by default, i.e., 128GB total on board (options up to 256GB total)
Host interface	PCle Gen3 x16 interface direct to FPGA, connected to PCle hard IP
Optical Receivers	4 12-channel 10.3125Gbps optical receivers, each connected to the FPGA via 12 SerDes channels
OCuLink	3 x4 edge connectors (A, B, C) @ 10.3125Gbps per lane; one lane (C) supports PCle Gen3 x4 hard IP
Board Management Controller	Voltage, current, temperature monitoring Power sequencing and reset Field upgrades FPGA configuration and control Clock configuration Low bandwidth BMC-FPGA comms with SPI link USB 2.0 PLDM support

Cooling	Double-width passive heatsink
Electrical	<ul> <li>On-board power derived from 12V PCle slot &amp; two AUX connectors (one 8-pin, one 6-pin)</li> <li>Power dissipation is application dependent</li> <li>Typical max power consumption 200W</li> </ul>
Environmental	Operating temperature: 5°C to 40°C at card inlet
Quality	<ul> <li>Manufactured to IPC-A-610 Class 2</li> <li>RoHS compliant</li> <li>CE, FCC, UKCA &amp; ICES-003 approvals</li> </ul>
Form factor	Standard-height PCle dual-slot board     111.15mm x 266.70mm (4.376in x 10.500in)

#### **Development Tools**

System development	BittWare SDK including PCIe driver, libraries, and board monitoring utilities
FPGA development	Supported design flows -Quartus Prime Pro (HDL, Verilog, VHDL, etc.)

#### **Deliverables**

- 520R-MX FPGA board
- 1-year access to online Developer Site
- 1-year hardware warranty





## To learn more, visit www.BittWare.com

Rev 2023.08.31 | August 2023

© BittWare 2023

