

**Preliminary Product Info** 


# Agilex<sup>™</sup> FPGA card featuring 400G and Gen5 PCle M-series FPGA with DDR5 memory

BittWare's IA-865m is an Intel® Agilex™ M-series FPGA card optimized for throughputand memory-intensive applications. The M-series FPGA features an extensive memory hierarchy including integrated DDR5 memory interface and a hard memory Networkon-Chip (NoC) to maximize memory bandwidth. The IA-865m card provides a balance of I/O and memory leveraging the Agilex chip's unique tiling architecture with QSFP-DDs, DDR5 SDRAM, M.2 SSD, PCIe Gen5 x16 with CXL support, and MCIO expansion port for a variety of applications.









# **Additional Services**

Take advantage of BittWare's range of design, integration, and support options



**Customization** 

Additional specification options or accessory boards to meet your exact needs.



#### **Server Integration**

Available pre-integrated in our <u>TeraBox servers</u> in a range of configurations.



#### **IP and Solutions**

Our portfolio of IP and solutions reduce risk for development and deployment.



## **Service and Support**

BittWare Developer Site provides online documentation and issue tracking.

## **Board Specifications**

FPGA	<ul> <li>Intel Agilex 7 M-Series: AGM032 (default)</li> <li>Package: R36A</li> <li>Core speed grade -2; XCVR speed grade -1</li> <li>CXL with XCVR speed grade -1 (CXL IP is licensed and purchased separately)</li> <li>FPGA includes ARM HPS</li> </ul>
ARM HPS	<ul> <li>Dedicated 40-bit DDR4</li> <li>Dedicated Flash memory for booting ARM</li> <li>Optional 1GbE interface (contact BittWare)</li> </ul>
On-board Flash	2Gbit Flash memory for booting FPGA
External memory	2x 288-pin DDR5 DIMM slots, each supporting 32GB (default) DDR5 SDRAM modules (64GB total)
Host interface	<ul> <li>x16 PCle Gen5 interface direct to FPGA</li> <li>CXL support (CXL IP is licensed and purchased separately)</li> </ul>
M.2 SSD	NVMe PCle M.2 2230 SSD
QSFP-DD cages	<ul> <li>QSFP-DD cage on front panel connected directly to FPGA via 8 transceivers</li> <li>Configuration option for 2x additional QSFP-DDs (contact BittWare)</li> <li>User programmable low jitter clocking supporting 10/25/40/100/400GbE</li> <li>Each QSFP-DD can be independently clocked</li> <li>Jitter cleaner for network recovered clocking</li> <li>Multi-rate hard MAC+FEC</li> <li>Fully backward compatible with QSFP28s</li> </ul>
MCIO	x8 connector supporting 2x Gen4 x4 root complexes
External clocking	1 PPS and 10MHz ref clk front panel inputs (optional)
USB	USB access to BMC, USB-JTAG, USB-UART

Board Management Controller	<ul> <li>Power sequencing and reset</li> <li>Voltage, current, temperature monitoring <ul> <li>Protection shut-down</li> </ul> </li> <li>Clock configuration</li> <li>Low bandwidth BMC-FPGA comms with SPI link</li> <li>USB 2.0</li> <li>PLDM support</li> <li>Card-level security <ul> <li>BMC Root of Trust</li> <li>BMC and FPGA secure boot</li> <li>BMC and FPGA secure upgrade</li> <li>Key management</li> </ul> </li> <li>RTC with battery backup</li> </ul>
Cooling	Standard: dual-width passive heatsink     Optional: dual-width liquid cooling
Electrical	<ul> <li>On-board power derived from PCle slot 12V and 12-pin AUX power connector</li> <li>Power dissipation is application dependent</li> <li>Typical max power consumption TBD</li> </ul>
Environmental	Operating temperature: 5°C to 35°C (passive heatsink)
Quality	<ul> <li>Manufactured to IPC-A-610 Class 2</li> <li>RoHS compliant</li> <li>CE, FCC, UKCA &amp; ICES approvals</li> </ul>
Form factor	Standard-height, full-length, dual-slot PCle card

## **Development Tools**

System development	BittWare SDK including PCIe driver, libraries, and board monitoring utilities
Application development	Supported design flows - Quartus Prime Pro (HDL, Verilog, VHDL, etc.). Contact BittWare for OneAPI support.





## To learn more, visit www.BittWare.com

Rev 2023.08.31 | August 2023

© BittWare 2023

Agilex is a trademark of Intel Corp. All other products are the trademarks or registered trademarks of their respective holders.

