

250-SoC PCle FPGA Card




Low-Profile UltraScale+ MPSoC card

2x 100Gbps and 64-bit ARM processors

The 250-SoC features an AMD Zynq UltraScale+ MPSoC device offering both programmable logic and 64-bit ARM processors. This powerful, feature-rich device coordinates data transfer between two 100GbE network ports, on-board DDR4 memory and a PCle Gen 3 host interface and is ideal for data center, networking and edge compute workloads.

key features

2x 100GbE via 2 QSFP28 8 GB **DDR4** ZU19EG MPSoC: **64-bit Cortex A53 ARM** Zynq UltraScale+



Accelerating High Level Design

- Vivado HLx Editions supply design teams with the tools and methodology needed to leverage C-based design and optimized reuse
- Includes IP sub-system reuse, integration automation and accelerated design closure
- When coupled with the UltraFast™ High-Level Productivity Design Methodology Guide, this unique combination is proven to accelerate productivity
- It enables designers to work at a high level of abstraction while facilitating design

 reuse.



Additional Services

Take advantage of BittWare's range of design, integration, and support options



Customization

Additional specification options or accessory boards to meet your exact needs.



Server Integration

Available pre-integrated in our <u>TeraBox servers</u> in a range of configurations.



IP and Solutions

Our portfolio of IP and solutions reduce risk for development and deployment.



Service and Support

BittWare Developer Site provides online documentation and issue tracking.

Specifications

FPGA	AMD Zynq UltraScale+ ZU19EG FFVD1760 package Core speed grade -2 Application ARM: Quad-core Cortex-A53 MP-Core 1.5GHz Real-Time ARM: Dual-core Cortex-R5 MPCore 600MHz Graphics Processor: Mali-400 MP2 Contact BittWare for other MPSoC options
On-board DDR4 SDRAM	DDR4 SDRAM FPGA Fabric Memory One 4GB bank of DDR4 SDRAM x72 bits Transfer Rate: 2400 MT/s DDR4 SDRAM MPSoC Memory One 4GB bank of DDR4 SDRAM x72 bits Transfer rate: 2400 MT/s
Host interface	 x16 mechanical PCle Gen3 capable Configurable as x16 up to Gen3, or two x8 PCl in bifurcated slots
QSFP cages	 2 front panel 4-25Gbps-lane QSFP28 cages User programmable low jitter clocking supporting 10/25/40/100GbE Each QSFP28 can be independently clocked
Board control (front panel)	RJ45 1GbE access to the ARM processor USB connector for UART to ARM processor

Sales Part Numbers

250SoC-0004	Zync 19EG, passive heatsink, RJ45, (2) 1Gb Flash
250SoC-0005	Zync 19EG, passive heatsink, (2) 1Gb Flash

Looking for a different configuration? Ask us about other configuration options.

Datacenter Deployment, Health Monitoring & Reporting	 On-board power, voltage and temperature monitoring Field flash update via software SMBus controlled anti-bricking, fallback and multi-boot SMBus access to unique board data and temperature sensor
Cooling	Passive heatsink
Electrical	 On-card power derived from PCle slot supplies Power dissipation is application dependent Typical FPGA power consumption ~50W
Environmental	Operating temperature: 5°C to 35°C
Quality	Manufactured to IPC-A-610 Class 2 RoHS compliant
Form factor	 Half-height, half-length PCle board Full-height PCl bracket option 68.90mm x 167.65mm (2.713in x 6.600in)

Development Tools

FPGA development	BIST - Built-In Self-Test for CentOS 7 provided with source code (pinout, gateware, PCIe driver and host test application)
Application development	Xilinx Tools - Vivado Design Suite HLx Editions: HDL and C/C++ with HLS

Deliverables

- 250-SoC FPGA board
- Built-In Self-Test (BIST)
- 1-year access to online Developer Site
- 1-year hardware warranty

Safety & Compliance

- RoHS Restriction of Hazardous Substances
- FCC (USA) 47CFR15.107, 47CFR15.109 (Class A)
- CE (Europe) EN55032/EN55024 (Class A)
- ICES (Canada) ICES-003 Issue 6 (Class A)

To learn more, visit www.BittWare.com

r4 v3 | last revised 2025.05.28

© BittWare 2025

UltraScale, Virtex, and Vivado are registered trademarks of AMD Corp. All other products are the trademarks or registered trademarks of their respective holders.

