BittWare’s XUPP3R is a 3/4-length PCIe x16 card based on the Xilinx Virtex UltraScale+ FPGA. The UltraScale+ devices deliver high-performance, high-bandwidth, and reduced latency for systems demanding massive data flow and packet processing. The board offers extensive memory configurations supporting up to 512 GBytes of memory, sophisticated clocking and timing options, and four front panel QSFP cages, each supporting up to 100 Gbps (4×25) – including 100GbE. The XUPP3R also incorporates a Board Management Controller (BMC) for advanced system monitoring, which greatly simplifies platform integration and management. All of these features combine to make the XUPP3R ideal for a wide range of data center applications, including network processing and security, acceleration, storage, broadcast, and SigInt.
The Xilinx UltraScale+ FPGAs are built on 16 nm process technology using 16FF+ FinFET 3D transistors to offer higher performance per watt than previous generations. Virtex UltraScale+ devices feature up to 128x 32.75 Gbit/s transceivers, which enable 400GbE, 100GbE, and 25GbE. The UltraScale+ FPGAs offer programmable system integration with over 400 Mb of on-chip memory, integrated 100G Ethernet MAC with RS-FEC and 150G Interlaken cores, and IP blocks for PCIe Gen3 x16 and Gen4 x8. Up to 11,904 DSP slices provide high-level DSP compute performance.
The XUPP3R provides a variety of interfaces for high-speed serial I/O as well as debug support. Four QSFP28 cages are available on the front panel, each supporting 100GbE, 40GbE, four 25GbE, or four 10GbE channels, for a total of up to 400 Gbps of bandwidth. The four QSFPs can also be combined for 400GbE. The QSFP channels are connected directly to the UltraScale+ FPGA via 16 transceivers. The QSFP cages can optionally be adapted for SFP+.
A Gen3 x16 or Gen4 x8 PCIe interface connects to the FPGA via 16 transceivers. An optional serial expansion port provides a 20x transceiver port connection to the FPGA and can be used to add serial memory, such as Hybrid Memory Cube (HMC) or an additional PCIe interface. The expansion interface also provides 14 GPIO signals.
A USB 2.0 interface is available for debug and programming support. The board also supports timestamping with provision for a 1 PPS and reference clock input.
The XUPP3R features four DIMM sites that support standard DDR4 DIMMs and proprietary QDR-II+ RDIMMs. Each DIMM site supports up to 64 GBytes of DDR4 with optional ECC or up to 72 MBytes QDR-II+ (2 banks x18). Additional on-board memory includes Flash with factory default and support for multiple FPGA images.
The XUPP3R features an advanced system monitoring subsystem, similar to those typically found on today’s server platforms. At the heart of the board’s monitoring system lies a Board Management Controller (BMC), which accepts Intelligent Platform Management Interface (IPMI) messaging protocol commands. The BMC provides a wealth of features, including control of power and resets, monitoring of board sensors, FPGA boot loader, voltage overrides, configuration of programmable clocks, access to I2C bus components, field upgrades, and IPMI messaging. Access to the BMC is via PCIe or USB. BittWare’s BittWorks II Toolkit also provides utilities and libraries for communicating with the BMC components at a higher, more abstract level, allowing developers to remotely monitor the health of the board.
BwMonitor in the BittWorks II Toolkit provides a view into the board management capabilities of your BittWare hardware.
BittWare offers complete software support for the XUPP3R with its BittWorks II software tools. Designed to make developing and debugging applications for BittWare’s boards easy and efficient, the Toolkit is a collection of libraries and applications that provides the glue between the host application and the hardware. A variety of features allow developers to take full advantage of the Xilinx UltraScale+ FPGA capabilities on the BittWare board, including FPGA control via PCIe, Flash programming, custom ISR scripts, and convenient control of FPGA loads. The Toolkit supports 64-bit Windows and Linux platforms and can connect to the board via PCIe or USB, providing a common API no matter the connection method.
BittWare offers FPGA example projects to provide board support IP and integration for its Xilinx FPGA-based boards. The example projects easily integrate into existing FPGA development environments and illustrate how to move data between the board’s different interfaces. Available example projects include the following: PCIe Gen3x16 Base Project, PCIe DMA, DDR4, QDR II/II+, and SerDes (iBERT). All examples are available for download on BittWare’s developer website.
Passive heat sink option:
*DIMM sites 1 & 2 and DIMM sites 3 &4 must have the same memory types, since they share voltage settings. For example, if DIMM 1 is DDR4, then DIMM 2 must be as well (or be empty).
|XUPP3R – RW-ABBBBCD-EEFFGGHH-IJKLMNOP-QR-S-T|
0U = Commercial (0°C to 50°C)
|A||UltraScale Printed Wiring Board
F = VU9P*
|BBBB||FPGA Type and Size
|C||FPGA Core Speed Grade
|D||FPGA Temperature Range
S = Standard*
0 = 322.265625 MHz*
4 = 4 QSFP cages
|M||Serial Expansion Port
|N||Factory JTAG Header
0 = Default
6 = RoHS 6/6
† Contact BittWare for availability
‡ DIMM sites 1/2 and sites 3/4 must have the same memory type, or be empty.
Technology refresh capability with 10+ year supply, quality and timely manufacturing and a trustworthy supply chain. ISO 9000 certified FPGA platform vendor with a history of proven, successful, on-time supply. Learn more.
BittWare's Virtex and Kintex UltraScale low-profile and 3/4-length PCIe board platforms support dual & quad QSFP, DDR4, configurable hardware options, data conversion I/O options, and air-cooled operation. Learn more.
Designed to make developing and debugging the applications for BittWare’s boards easy and efficient, the Toolkit provides the glue between the host application and the hardware. Learn more.
Host development tools, Board Support Packages, Baseboard Management Controller and integrated platforms including chassis, backplanes for a full solution. Learn more.