spacer.gif
BittWare Signal Processing Systems logo
Search:
home   contact us   site map
BittWare Essential Building Blocks Innovative Solutions
spacer.gif
spacer.gif
spacer.gif spacer.gif
spacer.gif

GT-6U-VME

Commercial & Rugged Hybrid Signal Processing 6U VME/VXS (VITA 41) Board


BittWare's ATLANTiS FrameWork for FPGAs BittWare's FINeā„¢ Host/Control Bridge

spacer.gif
Ordering Information
spacer.gif
GTV6-RW-XYZZ-AABBC-DEFGHI-JJJ-KKK-L
RWRuggedization
0U = Commercial*
1U = Air Cooled, uncoated†
1C = Air Cooled, conformal coating†
2C = Conduction cooled, conformal coating†
3C = Conduction cooled, conformal coating †
XCluster A DSPs
0 = 0 TS201S DSPs †
1 = 1 TS201S DSP †
2 = 2 TS201S DSPs*
YCluster B DSPs
0 = 0 TS201S DSPs †
1 = 1 TS201S DSP †
2 = 2 TS201S DSPs*
ZZDSP Speed
50 = 500 MHz*
AACluster A FPGA Size
00 = Not populated †
90 = Altera Stratix II GX 90 †
13 = Altera Stratix II GX 130*
BBCluster B FPGA Size
00 = Not populated †
90 = Altera Stratix II GX 90 †
13 = Altera Stratix II GX 130*
CFPGA Speed Grade
3 = Speed grade 3 (fastest) †
4 = Speed grade 4*
5 = Speed grade 5 (slowest) †
DVXS Connector
0 = Not populated †
1 = Populated w/o key housing †
2 = Populated w/ key housing*
EVME
0 = Not populated †
1 = Populated*
FXMC
0 = Not populated †
1 = Populated*
GSerDes Connector
0 = Not populated*
1 = Populated† (air cooled only)
HPrPMC+ J4 Connector
0 = Not populated †
1 = Populated*
IRCB
0 = Rear Panel I/O to PMC P4 †
1 = Rear Panel I/O to FPGA †
2 = PMC P4 to FPGA*
JCluster A Memory Banks 1-3
0 = None †
6 = 256 MBytes DDR2 SDRAM †
7 = 512 MBytes DDR2 SDRAM*
KCluster B Memory Banks 1-3
0 = None †
6 = 256 MBytes DDR2 SDRAM †
7 = 512 MBytes DDR2 SDRAM*
LOscillator
0 = Standard

* Default
† Contact BittWare for availability.

spacer.gif
spacer.gif spacer.gif
spacer.gif
spacer.gif
Altera Corporation logoAnalog Devices logo


spacer.gif
spacer.gif spacer.gif spacer.gif